Experience
12 - 18 yrs
Job Location
Bengaluru, India
Vacancy
1
Designation
Principal Design Engineer
Job Type
Not specified
Job Description
1) Principal / Sr. Principal Design Engineer - DFT - [ID 017]
Job Description
- Define the DFT Architecture for the next generation SoCs.
Implementation verification including Scan, PMBIST, JTAG and other DFT s related logic.
Define and develop methodology for DFT insertion, pattern development, manufacturing tests, verifications, etc
Working closely with cross functional teams to develop and verify DFT s structures and constraints.
Perform RTL and gate level (no-timing and timing) simulations to verify DFT functionality.
Work closely with Test Engineering for test program development and Silicon bring up, diagnosis, Yield improvement, etc.
Work closely with EDA RnD teams to propose and implement new features.
Requirements:
B. Tech /BE/ME/M Tech with 8-15+ years of relevant hands-on experience in Design for Test (DFT).
Clear understanding of key DFT concepts like Scan compression, Scan Stitching, fault models (stuck-at, delay tests, IDDQ, Small Delay, etc.)
Skills:
SCAN, PMBIST, JTAG
Job Location:
Bengaluru
Experience:
12 - 18 Years
Company Name:
Semiconductor RD
Disclaimer : This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.